A Review of Matrix multiplication in Multicore Processor using Interconnection Network

Chandrika Karmakar  
Research scholar  
CCEM Raipur, Chhattisgarh, India  
Email: chandrika4190@gmail.com

Prof. Dr. P. Udaya Kumar  
CCEM Raipur, Chhattisgarh, India  
Email: uday.uday08@gmail.com

Abstract

One of the most important constraints of today’s architectures for data-intensive applications is the limited bandwidth due to the memory-processor communication bottleneck. This significantly impacts performance and energy. Interconnection network is an important component of a parallel computer. Hypercube Interconnection network provides a strong reliable network among processors. Interconnection networks play a central role in determining the overall performance of the multiprocessor systems. The interconnection network is placed between various devices in the multiprocessor network. Parallel machines break a single problem down into parallel tasks that are performed concurrently, reducing significantly the application processing time. The estimation of time taken of matrix multiplication by hypercube interconnection network in multi-core processors will be calculated. For achieving parallelism OMP parallel programming model which performs parallelism in shared memory environment will be used.

Keywords— Interconnection network, Hypercube Interconnection, Matrix multiplication, parallel computing.

I. INTRODUCTION

Interconnection network is an important component of a parallel computer. Interconnection networks are used to interconnect various processors and memories with each other. In Parallel Execution, execute the program more than one task, with each task being able to execute the same or different statement at the same time. The estimation of time taken of matrix multiplication by hypercube interconnection network in multi-core processors will be calculated. The Hypercube Interconnection network provides a strong reliable network among processors. In hypercube, each node/processor is arranged in the form of cube with binary address.

Matrix multiplication is a key function of many data intensive applications such as data recognition, data mining. The designs of high-performance processor architectures are moving toward the integration of a large number of multiple processing cores on a single chip. The performance scalability of such chips requires a solid interconnection network architecture and its behaviour evaluation should begin in the design and verification stage.

Matrix multiplication is such a central operation in many numerical algorithms, much work has been invested in making matrix multiplication algorithms efficient. Applications of matrix multiplication in computational problems are found in many fields including scientific computing and pattern recognition and in seemingly unrelated problems such counting the paths through a graph. Many different algorithms have been designed for multiplying matrices on different types of hardware, including parallel systems, where the computational work is spread over multiple processors. The definition of matrix multiplication is that if \( C = AB \) for an \( n \times m \) matrix \( A \) and an \( m \times p \) matrix \( B \), then \( C \) is an \( n \times p \) matrix with entries:

\[
\begin{pmatrix}
A_{11}B_{11} + A_{12}B_{21} & A_{11}B_{12} + A_{12}B_{22} \\
A_{21}B_{11} + A_{22}B_{21} & A_{21}B_{12} + A_{22}B_{22}
\end{pmatrix}
\]

A multi-core processor is a single computing component with two or more independent actual processing units (called "cores"), which are units that read and execute program instructions. The instructions are ordinary CPU instructions (such as add, move data, and branch), but the multiple cores can run multiple instructions at the same time, increasing overall speed for programs amenable to parallel computing.

Multi-core processor used in high-performance or parallel computing as a low-latency interconnection though they could be implemented on top of a packet switching network. The improvement in performance gained by the use of a multi core processor depends very much on the software algorithms used and their implementation.

Hypercube topology consists of connections of the nodes to form cubes. The nodes are also connected to the nodes on the other cubes. This network consists of connections of the nodes to form cubes. The nodes are also connected to the nodes on the other cubes.

An \( n \)-cube network, also called hypercube, consists of \( N=2^n \) nodes; \( n \) is called the dimension of the \( n \)-cube network. When the node addresses are considered as the corners of an \( n \)-dimensional cube, the network connects each node to its \( N \) neighbors. In an \( n \)-cube, individual nodes are uniquely identified by \( n \)-bit addresses ranging from 0 to \( N-1 \).
**Parallel computing**: In Parallel Execution, execute the program more than one task, with each task being able to execute the same or different statement at the same time. A parallel computer is a “Collection of processing elements that communicate and co-operate to solve large problems fast”.

The estimation of time taken of matrix multiplication by hypercube interconnection network in multi-core processors will be calculated. Parallel computing is an evolution of serial computing that attempts to emulate what has always been the state of affairs in the natural world: many complex, interrelated events happening at the same time, yet within a sequence.

**Computation:**

a) To be run on a single computer having a single Central Processing Unit (CPU);

b) A problem is broken into a discrete series of instructions.

c) Instructions are executed one after another.

d) Only one instruction may execute at any moment in time.

In Parallel computers, Dual core is an example of parallel computer. These processors provide us hardware level parallelism. But when we simply work on these type of systems they work like a uni-processors system means at a time only single core or CPU are working and other core or CPU are in a idle state at that time. With the increased use of multiprocessor and multi-core systems in embedded applications, software design considerations now include methods to distribute the software functionality across these computing resources.

Multicore and multiprocessor architectures to see how they influence software design decisions and also see how different configurations of the cores and processors may affect the design. The principal focus will be on the core and processor interfaces to the memory system with particular emphasis on the on-chip cache.

**II. LITERATURE SURVEY**

**A. Parallel Matrix Multiplication on Memristor-Based Computation-in-Memory Architecture**

One of the most important constraints of today’s architectures for data-intensive applications is the limited bandwidth due to the memory-processor communication bottleneck. This significantly impacts performance and energy. For instance, the energy consumption share of communication and memory. Access may exceed 80%. Recently, the concept of Computation-in-Memory (CIM) was proposed, which is based on the integration of storage and computation in the same physical location using a Crossbar topology and non-volatile resistive-switching memristor technology.

The experimental results show that, depending on the matrix size, CIM architecture exhibits several orders of magnitude higher performance in total execution time and two orders of magnitude better in total energy consumption than the multicore-based on the shared memory architecture.

**Method Used**: CIM architecture

**Table of matrix multiplication computational complexity**

<table>
<thead>
<tr>
<th>Algorithm</th>
<th>Time complexity</th>
<th>Multipliers</th>
<th>Adders</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sequential MM</td>
<td>$O(n^3)$</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1D Parallel MM</td>
<td>$O(n^2)$</td>
<td>$n$</td>
<td>$n$</td>
</tr>
<tr>
<td>2D Parallel MM</td>
<td>$O(n)$</td>
<td>$n^2$</td>
<td>$n^2$</td>
</tr>
<tr>
<td>3D Parallel MM</td>
<td>$O((\log_2 n))$</td>
<td>$n^3$</td>
<td>$n^3 \cdot n^2$</td>
</tr>
</tbody>
</table>

**Algorithm 1**: 3D Parallel Matrix Multiplication Algorithm

Input: $A, B, _\_\_A$ and $B$ are $m$-by-$p$ and $p$-by-$n$

Output: $C = A \cdot B$ where $C$ is $m$-by-$n$

1: procedure MATRIX MULTIPLY(INT $m$, INT $n$, INT $p$)

2: for all $i, j, k \in (1 \text{ to } m, n, p)$ do
3: $C_{ijk} = A_{ik} \cdot B_{kj}$
4: for all $i, j \in (1 \text{ to } m, n)$ do
5: for $s = 1 \text{ to } \log_2(p)$ do
6: for all $k_{odd} = 1 \text{ to } (p/2^s-1)$ do
7: $C_{ijk_{odd}} = C_{ijk_{odd}} + C_{ij(k_{odd}+2s-1)}$
8: $C_{ij} = C_{ij}$

**Algorithm 2**: Row Major-order Data Mapping Algorithm

Input: $m, n, p$ - input matrices are $m$-by-$n$ and $n$-by-$p$

Output: LISTS - two-dimensional array of coordinate lists

1: procedure MATRIXMAPPING(INT $m$, INT $n$, INT $p$)

2: LISTS = new vector<INT PAIR>* $m$ * $p$
3: INT ORDER = ceil($\log_4(n)$)
4: for $i = 0$ to $m - 1$ do
5: for $j = 0$ to $p - 1$ do
6: RECURSIVE(LISTS[$i$][$j$]. ORDER, 2* $i$, 2* $j$)
7: return LISTS

www.ijsret.org
**Conclusion:** We show the capability of memristor-based CIM architecture in exploiting the maximum amount of parallel matrix multiplication algorithm while minimizing their communication cost via our communication-efficient mapping scheme. The results clearly show that CIM architecture has the potential to outperform traditional shared-memory multicore architecture.

**B. Statistical Definition of an Algorithm in PRAM Model & Analysis of 2 × 2 Matrix Multiplication in 2n Processors Using Different Networks**

The mathematical bound is not sufficient to compute the time complexity of an algorithm in parallel model. As we discuss in our previous paper that there are several factors that affect the complexity of an algorithm in parallel model. In general we define a statistical bound for parallel model and it derived from the defining of statistical bound for sequential algorithm.

The PRAM model is suitable for study of statistical bound; in general, the number of processors on a real parallel architecture is limited. There are several definitions provide for the parallel algorithm complexity.

The statistical bounds for an algorithm in PRAM model. In this section we demonstrate the statistical bound by considering an algorithm of two 2 × 2 matrix multiplications (A, B) and to compute the sum of the multiplied, four elements. The resulting product matrix C = A × B, comprehend eight multiplications and seven additions.

The algorithm executed over 2n number of processors where n = 0, 1, 2, 3, 4. We are analyzing the complexity of algorithm by compelling on different interconnections networks. In Parallel Random Access Machine Model (PRAM). We present a concept of statistical analysis of 2 × 2 matrix multiplication and its summation will be executed in 2n processors. It shows conceptually how a communication delays taking an important role in parallel time complexity.

**Method Used:** PRAM models (Parallel Random Access Machine Model)

Mathematical Analysis of the algorithm executed n number steps over p number processors and having communication delay d.

then

\[ T_p(n) = \Theta(n/p + d) \]

If communication delay is negligible then the complexity is

\[ T_p(n) = \Theta(n/p) \]

And when n=p then \( T_p(n) = \Theta(1) \) which is not true we can conclude that when interconnection network changes the time complexity also changed. In all cases when communication delays are vary.

**Conclusion:** In this paper we have outlined a new approach to the statistical analysis of parallel algorithm in PRAM, and defining of several concepts. It seems that when processors increase the complexity of algorithm its increase or decrease depends upon the number of communication delays.

For further research this approach can also be applied for several algorithms. The conceptual results from the PRAM models is “worst case” results where nothing is known on the type of problem at hand; better results may be obtained with more knowledge by considering various types of PRAM models and communication networks.

**C. An Optical Multi-Mesh Hypercube: A Scalable Optical Interconnection Network for Massively Parallel Computing.**

A new interconnection network for massively parallel computing is introduced. This network is called an Optical Multi-Mesh Hypercube (OMMH) network. The OMMH integrates positive features of both hypercube (small diameter, high connectivity, symmetry, simple control and routing, fault tolerance, etc.) and mesh (constant node degree and scalability) topologies and at the same time circumvents their limitations (e.g., the lack of scalability of hypercubes, and the large diameter of meshes).

---

**Table 1: Comparison between Mathematical and Statistical Bound**

<table>
<thead>
<tr>
<th>Mathematical Bound</th>
<th>Statistical Bound</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operations counted</td>
<td>Operations are weighted</td>
</tr>
<tr>
<td>A separate bound is provided for a specific operation type</td>
<td>Weighting permits collective considerations for determining the bound</td>
</tr>
<tr>
<td>Theoretical derivable</td>
<td>They are conceptual</td>
</tr>
<tr>
<td>They may be unrealistic at times</td>
<td>Guaranteed to be realistic</td>
</tr>
<tr>
<td>They are system independent</td>
<td>They can only system invariant</td>
</tr>
<tr>
<td>They are ideal for analyzing worst case behavior (as the bounds have guarantees)</td>
<td>They are suitable for average case</td>
</tr>
<tr>
<td>They are exact</td>
<td>They are exact provided only they are system invariant</td>
</tr>
</tbody>
</table>
The OMMH can maintain a constant node degree regardless of the increase in the network size. In addition, the flexibility of the OMMH network makes it well suited for optical implementations. This paper presents the OMMH topology, analyzes its architectural properties and potentials for massively parallel computing, and compares it to the hypercube. Moreover, it also presents a three-dimensional optical design methodology based on free.

It has become very clear that significant improvements in computer performance in the future can only be achieved through exploitation of parallelism at all machine design levels. On the architectural side, communication among the elements of a high-performance computing system is recognized as the limiting and decisive factor in determining the performance and cost of the system.

In recent years, there have been considerable efforts in the design of interconnection networks for parallel computers. Two of the most popular point-to-point interconnection networks for parallel computers today are the binary n-cube, also called the hypercube, and the mesh interconnection networks.

**Method Used:** OMMH network (Optical Multi-Mesh Hypercube)

OMMH network

with the wrap-around mesh can be described as follows:

**Rule 1**

\[
\text{ommh}_0(z, j, k) = ((i+ 1) \mod 1, j, k)
\]

\[
\text{ommh}_1(i, j, k) = ((I + i - 1) \mod 1, j k)
\]

\[
\text{ommhm}_3(i, j, k) = (i, (j + 1) \mod m, k)
\]

\[
\text{ommhm}_4(i, j, k) = (i, (m + j - 1) \mod m, k)
\]

\[
\text{ommh}_{cd}(i, j, k, \ldots, k) = (Z, j, k, \ldots, k, (kd + 1) \mod m, \ldots, ko)
\]

The representation of integer k.

A binary

The first four interconnection functions, \(\text{ommh}_0\), \(\text{ommh}_1\), \(\text{ommhm}_3\), and \(\text{ommhm}_4\), are for the four-nearest-neighbor connections

including wrap-around connections and \(\text{ommh}_{cd}\)

for

\[d = 0, 1, \ldots, n - 1\]

determines the hypercube interconnection.

**Conclusion:** To overcome the lack of scalability in the regular hypercube networks, a new interconnection network topology, called an Optical Multi-Mesh Hypercube, is presented. The proposed network is a combination of hypercube and mesh topologies.

The analysis and simulation results show that the new interconnection network is very scalable, meaning the configuration of the existing nodes is relatively insensitive to the growth of the network size, and more efficient in terms of communication. It is also shown that the new interconnection network is highly fault-tolerant. Any faulty node or link can be bypassed by only two additional hops with little modification of the fault-free routing scheme.

Due to the concurrent existence of multiple meshes and hypercubes, the new network provides a great architectural support for parallel processing and distributed computing. In addition, a wide body of parallel algorithms that have been designed for the hypercube and the mesh interconnection are readily implementable on the proposed network.

D. Global Commutative and Associative Reduction Operations in Faulty SIMD Hypercubes.

The hypercube is a regular and symmetric structure that has proved very popular for parallel processing applications. Several hypercube based machines are commercially available which include machines from Intel, Ncube, CM-2, and Paralex. An important area of research is to obtain efficient algorithms for parallel processing applications that operate gracefully even when some of the nodes of the cube fail.

Such algorithms are very useful in mission critical environments including medicine and space exploration.

We consider the problem of computing a global commutative and associative operation, also known as semi-group operation, (such as addition and multiplication) on a faulty hypercube. In particular, we study the problem of performing such an operation in an
n-dimensional SIMD hypercube, Q, with up to \( n - 1 \) node and/or link faults.

In an SIMD hypercube, during a communication step, nodes can exchange information with their neighbors only across a specific dimension. \( d \), of \( n \) dimensions, depending on where the faults are located.

An important and useful property of this dimension ordering is the following:

If the n-cube is partitioned into \( k \)-sub cubes using the first \( k \) dimensions of this ordering, namely \( d, d_2, \ldots, d_k \), for any \( 2 \leq k < n \), then each \( k \)-sub cube in the partition contains at most \( k - 1 \) faults. We use this result to develop algorithms for global sum. These algorithms use \( 3n - 2, n + 3 \log n + 3 \log \log n + O(\log \log \log n) \) time steps, respectively.

An important area of research is to obtain efficient algorithms for parallel processing applications that operate gracefully even when some of the nodes of the cube fail. Such algorithms are very useful in mission critical environments including medicine and space exploration.

Computing.

A global commutative and associative operation, also known as semi-group operation, (such as addition and multiplication) on a faulty hypercube. In particular, we study the problem of performing such an operation in an n-dimensional SIMD hypercube, Q, with up to \( n - 1 \) node and/or link faults.

In an SIMD hypercube, during a communication step, nodes can exchange information with their neighbors only across a specific dimension. \( d \), of \( n \) dimensions, depending on where the faults are located.

**Method Used:** SIMD hypercube

**Algorithm:** The dimensions of Q, can be ordered as \( (d, d_2, \ldots, d_k) \) such that for every \( k, 2 \leq k \leq n \), every subcube induced by the dimensions \( (d, d_2, \ldots, d_k) \) contains at most \( k - 1 \) faulty nodes.

**PROOF.** Assume that the fault set \( F \) is ordered arbitrarily, as \( F = (f_1, f_2, \ldots, f_n) \). We will first prove another fact using induction:

that there is an ordering \( (z_1, i_2, \ldots, z_{n-1}) \) of some \( IZ - 2 \) dimensions such that, for every \( 1, 2 \leq i \leq n - 2 \), no two faulty nodes among \( f_1, f_2, \ldots, f_i \) agree in their values of the \( i \)-bit vector in positions \( I_1, \ldots, I_i \).

Define the \( j \)th dimension \( z_j \) as follows

- a) Choose \( i_l \) to be any dimension in which \( f \), disagrees with \( f_i \).
- b) For \( l \) = 2, if \( f_{i+1} \) agrees with some earlier faulty node \( f_i \) in all the dimensions \( i_2, \ldots, z_{i-1} \), then choose any dimension \( m \) which \( f_{i+1} \) disagrees \( m \) with \( f_i \), and let \( I_i = i \).
- c) If there is no such \( f_i \), then choose for \( z_j \), any dimension that is not already chosen.

We now construct the ordering required by the theorem by essentially using the reverse ordering of the \( z_j \)s. We choose \( d_1 \) and \( d_2 \) to be the two dimensions that were not chosen in the above procedure, and for all \( I \geq 2, d_i = i_i - 1 \).

We report on the basic concept of multi-core processors. In this article also we survey the most important aspects of challenge in this method. However, before multi-core processors the performance increase from generation to generation was easy to see, an increase in frequency.
This model broke when the high frequencies caused processors to run at speeds that caused increased power consumption and heat dissipation at detrimental levels. Adding multiple cores within a processor gave the solution of running at lower frequencies, but added interesting new problems.

The technical problem of having multiple cores on a CPU is MEMORY management. Though CPU speed increases exponentially with multi cores upto 8 cores but the accessing of memory from DRAM and other levels of memory hierarchy could not match up with processor speed resulting in MEMORY WALL which is greatest overhead to performance.

References