Design of Low Power High Performance JK Flip Flop

1 Pinki, 2 Rajesh Mehra
1 Student, M.E. Scholar; 2 Associate Professor
Department of Electronics & Communication Engineering
National Institute of Technical Teacher Training & Research, Chandigarh (UT)

Abstract - This paper presents the design of low power, high performance JK flip flop. The rapid technical trends are emerging to decrease the geometrical feature size and power consumption of VLSI designs. The proposed design shows the comparison between auto generated and semicustom layout of JK flip flop. The proposed flip flop can save up to 32% of the power and 50% of area. Therefore proposed design is more optimized than the auto generated because the efforts have done to use the minimum area during layout designing.

Keywords: VLSI design, JK flip-flop, CMOS technology, power

1. INTRODUCTION
In this paper DSCH3.1 is used as a logic editor and simulator. DSCH3.1 is used to verify the architecture of the logic circuit. It provides a user friendly interface for further logic design, simulation and analysis [1]. The MICROWIND allows to work on the layout part of the circuit and gives the analysis of power consumption and other parameters on pressing a single key along with Design Rule Check (DRC). In recent years, with the increase in the frequency of clock and complexity in high performance VLSI chips, the increase in the power consumption has become the major obstacle in the realization of performance designs [2]. Power consumption has attracted more concern of manufacturer on VLSI circuit design. A flip flop is a circuit that has two stable states and can be used to store information. A flip flop can be defined in the term as a bistable multivibrator. When it is used in finite state machine, the output and next state depend not only on its current input, also on its current input State [3]. It is basically used as a memory element. It can also be used for counting of pulses, and for synchronizing variably timed input signals to some reference timing signals. A JK flip flop covers the characteristics of an RS, a T, and a D flip flop, and is widely applied in digital systems [4]. But circuit configurations of JK flip flops are more complex and their power dissipations are higher than those of other types of flip flops. The circuit complexity and high power dissipations of JK flip-flops limit their implementation in a large scale integration [5].

Fig.1 JK flip flop using NAND gates

Table. 1 Truth table of JK flip flop

<table>
<thead>
<tr>
<th>J</th>
<th>K</th>
<th>CLK</th>
<th>Q</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>↑</td>
<td>Q₀ (no change)</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>↑</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>↑</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>↑</td>
<td>Q₀ (toggles)</td>
</tr>
</tbody>
</table>

JK flip-flop was invented by Jack Kilby that is why the name given to the inputs of the flip-flop is J & K. This flip-flop is also called a gated S & R flip-flop with the addition of a clock input circuitry which discards the invalid output condition occurring when both inputs S & R are equal to logic level ‘1’ [9]. By addition of this clocked
input, JK flip-flops have four possible input combinations viz. ‘logic 1’, ‘logic 0’, ‘no change’ & ‘toggle’[10].

**Table 2. Excitation table of JK flip-flop**

<table>
<thead>
<tr>
<th>Q</th>
<th>Q&lt;sub&gt;next&lt;/sub&gt;</th>
<th>Comment</th>
<th>J</th>
<th>K</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>no change</td>
<td>0</td>
<td>×</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Set</td>
<td>1</td>
<td>×</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Reset</td>
<td>×</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Toggle</td>
<td>×</td>
<td>0</td>
</tr>
</tbody>
</table>

The combination of J=0 & K=0 gives the command to stay in the hold state [11]. Similarly when J=1 & k=0, gives the command to set the flip-flop, when J=0 & k=1, it resets the flip-flop & the last combination i.e. when J=1 & K=1, is the command in which flip-flop toggles [12, 1]. This is to be avoided during the ideal working.

The characteristic equation of a JK flip-flop can be written as:

\[ Q_{next} = J\overline{Q} + K\overline{Q} \quad \text{......(1)} \]

In this paper CMOS technology is used for designing the JK flip-flop. Flip-flop is NAND based and gates are constructed by using p-Mos & n-Mos.

3. PROPOSED JK FLIP-FLOP USING CMOS

This propounded circuit is designed by using strong 1 (pull up) and strong 0 (pull down) transistors namely P-MOS and N-MOS transistors.

In the below figure, two 3 input NAND gates and two 2 input NAND gates have been used.

Whereas out of them 10, n-mos transistors and 10 p-mos transistors, having total of 20 transistors. The efforts are done to give the common V<sub>dd</sub> supply to reduce the power consumption.

These waveforms correlate with the working of the JK flip-flop.
The semicustom layout has been generated by using the inbuilt n-mos and p-mos with self-generated metal & polysilicon connections. This design will lead to the less area consumption & low power consumption.

**4. SIMULATION & ANALYSIS**

The below table is drawn on the basis of two parameters viz. power consumption & area used. Here analysis has done using the layout technique i.e. autogenerated and semicustom. Secondly the design nm technologies, 180nm, 90nm, 65nm.

<table>
<thead>
<tr>
<th>Parameter considered</th>
<th>Technique used</th>
<th>Auto generated Layout</th>
<th>Semi Custom layout</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power used</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>90 nm</td>
<td>9.815μW</td>
<td>7.436μW</td>
<td></td>
</tr>
<tr>
<td>65 nm</td>
<td>0.619μW</td>
<td>0.469μW</td>
<td></td>
</tr>
<tr>
<td>45 nm</td>
<td>0.511μW</td>
<td>0.387μW</td>
<td></td>
</tr>
</tbody>
</table>

**5. CONCLUSION**

The proposed analysis method provides the track of low power consumption by self-designing the layout part of the circuit. From above table we can conclude that, the power consumption in autogenerated is more in comparison to semicustom design and nearly 1000 times. On changing the technology from 90 nm to 65 nm and 65 nm to 45nm, the power consumption also reduces. But there is a large reduction in power consumption from 90nm to 65nm and a little bit reduction in power consumption from 65 nm to 45nm. When we move from 90 to 65 to 45 the area is reduced by 50% in both the autogenerated and semicustom layout.

**ACKNOWLEDGEMENT**

The authors would also like to thank Director, National Institute of Technical Teacher’s Training & Research, Chandigarh (2014). Head of Department, Electronics & Communication Engineering, Govt. Polytechnic Jhajjar, Haryana for their constant inspiration and support.

**REFERENCES**

[3]. Zhao Xianghong; Guo Jiankang; Song Guanghui “An improved low power clock gating pulse triggered JK flip flop”. In IEEE International Conference, Volume – 2, pp. 489-491, year 2010.


Authors

Pinki has done the Bachelors of Technology degree in Electronics & Communication Engineering from Chaudhary Devi Lal Memorial Engg. College, Panniwala Mota, Sirsa (Haryana). Presently working in Govt. PolytechnicJhajjar, as a lecturer.

Rajesh Mehra received the Bachelors of Technology degree in Electronics and Communication Engineering from National Institute of Technology, Jalandhar, India in 1994, and the Masters of Engineering degree in Electronics and Communication Engineering from National Institute of Technical Teachers’ Training & Research, Panjab University, and Chandigarh, India in 2008. He is pursuing Doctor of Philosophy degree in Electronics and Communication Engineering from National Institute of Technical Teacher’s Training & Research, Panjab University, Chandigarh, India. He is an Associate Professor with the Department of Electronics & Communication Engineering, National Institute of Technical Teachers’ Training & Research. Ministry of Human Resource Development, Chandigarh, India. His current research and teaching interests are in Signal, and Communications Processing, Very Large Scale Integration Design. He has authored more than 175 research publications including more than 100 in Journals. Mr.Rajesh Mehra is member of IEEE and ISTE.