A High Speed Low Power Adder in Multi Output Domino Logic

Neeraj Jain1, Puran Gour2, Brahim Shrman3
PG Scholar, Associate Professor, Assistant Professor
Department of Electronics & Communication Engineering NRI Institute of Information Science & Technology, Bhopal, India
neeraj199@gmail.com1, purangour@rediffmail.com2, brahmi4uin@yahoo.co.in3

Abstract- Speed and power is the major constraint in modern digital design. We have to design the high speed, less number of transistor as a prime consideration. The low power carry look ahead adder using static CMOS transmission gate logic that overcomes the limitation of series connected pass transistors in the carry propagation path. In this approach it is required to find the longest critical paths in the multi-bit adders and then shortening the path to reduce the total critical path delay. The design simulation on microwind layout tool shows the worst-case delay in ns and total power consumption in microwatt range.

Index Terms- Adder, Carry look-ahead (CLA) adders, low power adder, Manchester carry chain, multioutput domino logic.

INTRODUCTION

The tremendous progress in signal processing technology has given a corresponding development in arithmetic techniques so that high speed operation can be done in low complexity. As the demand for high performance processors grows, there is a continuous need to improve the performance of arithmetic unit and to improve the functionality of algorithms. The most popular high speed adders are look ahead adder, skip adder, conditional sum adder, carry skip adder etc. [1-3]. The high speed adder with CLA (Carry Look Ahead) principal are highly used and can be made dominant as their exist a scope that can improve the carry delay by calculating at each stage in parallel. The Manchester carry chain (MCC) is the most common dynamic (domino) CLA adder architecture with a regular, fast, and simple structure adequate for implementation in VLSI [4,5]. The recursive properties of the carries in MCC have enabled the development of multi output domino gates, which have shown area and speed improvements with respect to single-output gates.

Literature survey

Various studies and research has been done on this topic and various designs are proposed by the researcher for the efficient designing of MCC adders. The proposed an efficient implementation of an 8-bit Manchester carry chain (MCC) adder in multi output domino CMOS logic is proposed in which the carries of this adder are computed in parallel by two independent 4-bit carry chains and also showed that the MCC is an efficient and widely accepted design approach to construct CLA adders. It is also proposed that a design technique has been applied for the implementation of 8-, 16-, 32-, and 64-bit adders in multioutput domino logic and the simulation results has been verified [6]. A new structure for adder base on Metamorphosis of Partial Full Adder logic [7]. For this they use NAND gate instead of AND gate at the end of the G generating path and thus G signal is yielded. MCLA contains two parts; arithmetic adders circuits (Computational units) and carry look-ahead circuits. Computational units are identical for all adder units, so called Metamorphosis of Partial Full Adder (MPFA).

The logic style used in logic gates basically influences the speed, size, power dissipation, and the wiring complexity of a circuit. The circuit delay is determined by the number of inversion levels, the number of transistors in series, transistor sizes i.e., channel widths), and intra and inter-cell wiring capacitances [8].

Static logic style

CMOS consists of pull-up network (PUN) and pull-down (PDN) network. It uses the largest number of gates (2N for an N-input gate), hence it has large capacitance and higher delay. The advantage of complementary CMOS is that it has the best power efficiency. Furthermore, it has high noise margin and is more robust for voltage scaling and transistor sizing.

Pseudo-NMOS reduces the number of gates to N + 1 by replacing the pull-up block with single PMOS transistor, therefore reducing the capacitance, and improving the speed. The drawbacks of Pseudo-NMOS are lower and asymmetrical noise margin as well as higher standby power consumption.

Carry Look ahead adder

The carry look-ahead adder increase the speed by calculating the carry signals in advance, based on the input signals [5]. The result is a reduced carry propagation time. The logic equation for sum bit I of a binary adder can be written as $S_i = \overline{X_i} \cdot Y_i \cdot C_i$. For a combination of input Xi and Yi, adder stage I is said to propagate carries if it produces a carry out of ‘1’ independent of the input on X0-Xi-1, Y0-Yi-1 and C0. For the combination of input Xi and Yi adder stage I is said to propagate carries if it produces a carry out of ‘1’ in presence of the input combination of X0-0Xi-1, Y0-Yi-1 and C0 that cause a carry in of 1.

Corresponding to these definitions we can write logic equation for a carry generate signal Gi and a carry propagate signal Pi for each stage of carry look ahead adder.

$G_i = X_i \cdot Y_i$

$P_i = X_i + Y_i$

$C_i+1 = G_i + P_i \cdot C_i$

To eliminate carry ripple we recursively expand the Ci in term of each stage. Thus:

$C_1 = G_0 + P_0 \cdot C_0$  \hspace{1cm} (1)

$C_2 = G_1 + P_1 \cdot C_1$

$= G_1 + P_1 (G_0 +P_0 C_0)$

$= G_1 P_1 G_0 +P_1 P_0 C_0$  \hspace{1cm} (2)

$C_3 = G_2 + P_2 \cdot C_2$

$= G_2 + P_2 (G_1 +P_1 G_0 +P_1 P_0 C_0)$

$= G_2 + P_2 G_1 +P_2 P_1 G_0 +P_2 P_1 P_0 C_0$  \hspace{1cm} (3)

$C_4 = G_3 + P_3 \cdot C_3$

$= G_3 + P_3 (G_2 + P_2 G_1 +P_2 P_1 G_0 +P_2 P_1 P_0 C_0)$

$= G_3 + P_3 G_2 +P_3 P_2 G_1 +P_3 P_2 P_1 G_0 +P_3 P_2 P_1 P_0 C_0$  \hspace{1cm} (4)

Suresh Gyan Vihar University, Jaipur, Rajasthan - 302025, India
According to [9] above equations, we design our logic circuit by using transmission gate logic will minimize number of transistors. Minimize all internal capacitances, by minimizing the active area of the transistors, and thus minimizing power.

Transmission Gate
Transmission Gate (TG) has the ability of a high-quality switch with low resistance and capacitance. It is one of the members of the ratio less logic family as the DC characteristics are independent of the input levels. Sizing is also not necessary in general, as the resistance and capacitance decrease and increase respectively as the gate W/L ratio is increased. TG is commonly used to implement of XORs and MUXs with the minimum number of transistors.

Result Analysis
In Fig 2, the layout was done in 50nm CMOS technology. The main objectives of the layout are:
Reducing all internal capacitances, by reducing the active area of the transistors, thus minimizing power.
Reducing total area to minimize manufacturing costs.
Maximize area efficiency.
Using joining common source/drains on same nets can minimize drain/source junction resistances
Reduce resistance as well as parasitic capacitance especially along critical path, and at high activity nodes.

The two Half adder design by using pass transistor logic is use to design full adder logic. The Layout design of 4 bit parallel full adder is shown in fig 5 simulation result were shown in fig 4. The sum of A and B are fed to a second half adder, which then adds it to the carry in C (from a previous addition operation) to generate the final sum S. The carry out, Co, is the result of an OR operation taken from the carry outs of both half adders. There are a variety of adders in the literature both at the gate level and transistor level each giving different performances. The timing simulation diagram for full adder logic circuit shown in Fig 6.

Suresh Gyan Vihar University, Jaipur, Rajasthan - 302025, India
In Fig: 7 the cascade form of four bit full adder stage each of which handles one bit. The carry input to the least significant bit is normally set to zero and the carry output of each adder is connected to the carry input of next most significant bit adder. This kind of operation is slow because the carry require propagating from least significant bit to most significant bit. Thus a faster adder can be built by obtaining each sum output $S_i$ with just two level of logic. This can be accomplish by writing an equation for $S_i$ in terms of inputs and $C_0$, multiply, and add logic.

Performance Analysis
In Table 1, the performance of designed adder was analyzed and compared with the different parameter. And the comparison of the Required number of transistor, power dissipation, propagation delay and Threshold voltage for buffer, Half adder, full adder and 4 bit adder circuit.

<table>
<thead>
<tr>
<th>CMOS Logic</th>
<th>No. of Transistor</th>
<th>$I_{ds}$ Current</th>
<th>Power Dissipation</th>
<th>Propagation Delay</th>
<th>Threshold Voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Buffer</td>
<td>2 NMOS 2 PMOS</td>
<td>0.134mA</td>
<td>0.24µW</td>
<td>2 ns</td>
<td>0.6V</td>
</tr>
<tr>
<td>Half adder</td>
<td>10 NMOS 10 PMOS</td>
<td>0.269mA</td>
<td>0.412µW</td>
<td>12ns</td>
<td>0.4V</td>
</tr>
<tr>
<td>Full adder</td>
<td>23 NMOS 23 PMOS</td>
<td>0.206mA</td>
<td>0.556µW</td>
<td>12ns</td>
<td>0.4V</td>
</tr>
<tr>
<td>4 bit adder</td>
<td>92 NMOS 92 PMOS</td>
<td>0.256mA</td>
<td>0.255mW</td>
<td>24ns</td>
<td>0.4V</td>
</tr>
</tbody>
</table>

TABLE I

Conclusion
THE RESULT ANALYSIS SHOWS THAT THE ADDER LAYOUT OFFERED THE LOWEST PROCESSING TIME WHEN IMPLEMENTED WITH ANY OF THE CONSIDERED TECHNOLOGIES CIRCUIT SIZE DEPENDS ON THE NUMBER OF TRANSISTORS AND THEIR SIZES AND ON THE COMPLEXITY OF WIRE. THE POWER DISSIPATION IS DETERMINED BY SWITCHING ACTIVITY AND THE NODE CAPACITANCES (MADE UP OF DIFFUSION, GATE AND ASSOCIATED WIRE CAPACITANCE), WHICH RESULTS IN TURN A FUNCTION OF THE SAME PARAMETERS THAT ALSO CONTROL CIRCUIT SIZE.

References